PWM controller driver for the SF32LB low-power timers.
More...
PWM controller driver for the SF32LB low-power timers.
One channel, counting the RC10K low-power clock, so it keeps running in deep sleep. The period and duty cycle resolution is one RC10K cycle, about 100 us; the frequency is the calibrated one when the output is applied. The pin state can route the inverted output too.
#define SF32LB52_PINCTRL
HPSYS pin controller.
Definition sf32lb52.h:120
#define PBL_PINCTRL_SF32LB52_INPUT
Input buffer enabled.
Definition sf32lb52.h:85
#define PBL_PINCTRL_STATE_DEFINE(sym, _ctrl,...)
Define a pin state.
Definition pinctrl.h:97
#define PBL_PWM_SF32LB_LPTIM_DEFINE(sym, _name, _idx, _pinctrl, _deps)
Define an SF32LB LPTIM PWM controller.
Definition sf32lb_lptim.h:53
◆ pbl_pwm_sf32lb_lptim
| struct pbl_pwm_sf32lb_lptim |
SF32LB LPTIM PWM controller.
◆ PBL_PWM_SF32LB_LPTIM_DEFINE
| #define PBL_PWM_SF32LB_LPTIM_DEFINE |
( |
|
sym, |
|
|
|
_name, |
|
|
|
_idx, |
|
|
|
_pinctrl, |
|
|
|
_deps |
|
) |
| |
Value:
&pbl_pwm_sf32lb_lptim_ops), \
.index = (_idx), \
}; \
PBL_DEVICE_REGISTER(sym, &sym.
ctrl.
dev)
#define PBL_PINCTRL(_default, _sleep, _reg)
Initializer for a struct pbl_pinctrl.
Definition pinctrl.h:131
struct pbl_pwm_controller ctrl
PWM controller.
Definition sf32lb_lptim.h:32
SF32LB LPTIM PWM controller.
Definition sf32lb_lptim.h:30
struct pbl_device dev
Device.
Definition pwm.h:112
#define PBL_PWM_CONTROLLER_INIT(sym, _name, _init, _deps, _ops)
Initializer for the struct pbl_pwm_controller of controller sym.
Definition pwm.h:141
#define PBL_PWM_CONTROLLER_STATE_DEFINE(sym, _num_channels)
Define the class state of PWM controller sym, for the driver's define macro.
Definition pwm.h:127
Define an SF32LB LPTIM PWM controller.
- Parameters
-